obsidian/Main
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

First Commit

Browse Source
This commit is contained in:
Claudio
2024-12-02 15:11:30 +01:00
commit 031f6004de
4688 changed files with 441558 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
.obsidian/plugins/text-extractor/cache/f4ea062cd990e6b195854880ad205fc4.json vendored Normal file
View File

@@ -0,0 +1 @@
{"path":"Attachments/Testing 25.10.21.md/Exported image 20231126172008-11.png","text":"=D RSTC1[Tor (o] g IS] (T o) = wa‘;figjdgfl 1w 7 1) Quantify the signal range of your signal/power interface to determine the ESD diode’s working voltage. ) D T=Tol o [=RVY] oYY d o TR WU T Y Lo [T g Yot a oY g - oY ll o YTo [T Yot u oYy - | W eleTaViF={¥ N e o] is preferred. 3) Decide the maximum capacitance can be accepted for the interface. 4) Determine what TLP voltage the system fails at to determine the necessary clamping voltage of the diode. ) I S V=R g 1l d g YN0 [oTo [W=V(o=T<To R | @M Sy K0 0 [0 B Ep A [SAVZT I","libVersion":"0.3.1","langs":"eng"}